

**IN THE CLAIMS:**

Claims 1, 5, 7, 8, 34, 35, 36, 38, 50 and 52 have been amended herein. Claims 4 and 37 have been canceled without prejudice and/or disclaimer.

Please note that all claims currently pending and under consideration in the referenced application are shown below, in clean form, for clarity. Please enter these claims as amended. Also attached is a version with markings to show changes made to the claims.

B' 1. (Amended) A semiconductor die assembly comprising:  
a first semiconductor die having an active surface, an opposing back side and a side extending transversely therebetween;  
a plurality of bond pads over the active surface in a first arrangement; and  
a flexible dielectric interposer substrate having first and second opposing sides and first and second adjacent portions separated by a spacer portion and including a first plurality of electrical contacts on the first side of the first portion connected to the bond pads of the plurality and communicating through conductive traces with at least a second plurality of electrical contacts in a second arrangement different from the first arrangement on the second side of the second portion, said flexible dielectric interposer further including a third plurality of electrical contacts on the second side of the first portion in a third arrangement in communication with at least one of the first plurality of electrical contacts and the second plurality of electrical contacts through conductive traces;  
wherein the first portion of the interposer substrate extends and is secured over the active surface of the first semiconductor die, the second portion is secured over the back side thereof and the spacer portion extends over the side thereof.

2. (Previously Amended) The semiconductor die assembly of claim 1, further including discrete conductive elements disposed over the electrical contacts of the second plurality and projecting transversely therefrom.

3. The semiconductor die assembly of claim 2, wherein the second arrangement comprises a two-dimensional array.

<sup>4</sup>  
~~8.~~ (Amended) The semiconductor die assembly of claim 1, wherein the third arrangement is a mirror image of the second arrangement.

<sup>5</sup>  
~~6.~~ The semiconductor die assembly of claim <sup>4</sup>~~5~~, wherein the second arrangement comprises a two-dimensional array.

<sup>6</sup>  
~~7.~~ (Twice Amended) The semiconductor die assembly of claim 1, further including discrete conductive elements disposed over the electrical contacts of the third plurality and projecting transversely to the active surface of the first semiconductor die.

<sup>1</sup>  
~~8.~~ (Twice Amended) The semiconductor die assembly of claim 1, further including discrete conductive elements disposed over the electrical contacts of one of the second plurality and the third plurality and projecting transversely therefrom.

<sup>8</sup>  
~~9.~~ (Previously Amended) The semiconductor die assembly of claim <sup>7</sup>~~8~~, further including a second semiconductor die disposed over the first semiconductor die and in electrical communication with the first semiconductor die through another of the second plurality and the third plurality of electrical contacts.

<sup>1</sup>  
~~10.~~ (Previously Amended) The semiconductor die assembly of claim <sup>8</sup>~~9~~, wherein the second semiconductor die includes discrete conductive elements projecting transversely therefrom, by which the electrical communication with the first die is effected.

~~10~~ <sup>10</sup> 11. (Previously Amended) The semiconductor die assembly of claim ~~10~~ <sup>9</sup>, wherein the second die is configured substantially identically to the first die.

~~11~~ <sup>11</sup> 12. The semiconductor die assembly of claim 1, further including an underfill material disposed between the active surface of the first die and the first side of the first portion of the interposer substrate.

~~12~~ <sup>12</sup> 13. (Previously Amended) The semiconductor die assembly of claim 1, further comprising an adhesive layer over the back side of the first die securing the second portion of the interposer substrate thereto.

~~13~~ <sup>13</sup> 14. The semiconductor die assembly of claim 1, wherein the first and second portions of the interposer substrate are each of a length and width substantially corresponding to a length and width of the first die.

~~14~~ <sup>14</sup> 15. (Previously Amended) A semiconductor die assembly comprising:  
a first semiconductor die having an active surface, an opposing back side, a side extending transversely therebetween and a plurality of bond pads over the active surface in a first arrangement;  
a second semiconductor die having an active surface, an opposing back side, a side extending transversely therebetween and a plurality of bond pads over the active surface thereof in a second arrangement; and  
a flexible dielectric interposer substrate having first and second opposing sides and first and second adjacent portions separated by a first spacer portion and including:  
a first plurality of electrical contacts on the first side of the first portion connected to the bond pads of the plurality of the first semiconductor die;

a second plurality of electrical contacts on the second side of the first portion connected to the bond pads of the plurality of the second semiconductor die; and

a third plurality of electrical contacts on at least one of the first and second sides of the second portion and in communication through conductive traces with the first and second pluralities of electrical contacts, the third plurality of contacts being in a third arrangement differing from the first and second arrangements;

wherein the first portion of the interposer substrate extends and is secured between the first and second semiconductor dice, the second portion is secured over the back side of one of the first and second semiconductor dice with the electrical contacts of the third plurality accessible and the first spacer portion extends over the side of the one of the first and second semiconductor dice to which the second portion is secured.

<sup>15</sup>  
~~16~~. The semiconductor die assembly of claim <sup>14</sup>~~15~~, wherein the first and second arrangements are identical.

<sup>16</sup>  
~~17~~. (Previously Amended) The semiconductor die assembly of claim <sup>14</sup>~~16~~, wherein the second arrangement comprises a mirror image of the first arrangement.

<sup>17</sup>  
~~18~~. The semiconductor die assembly of claim <sup>14</sup>~~17~~, wherein the third plurality of electrical contacts is exposed on both the first and second sides of the second portion.

<sup>18</sup>  
~~19~~. (Previously Amended) The semiconductor die assembly of claim <sup>17</sup>~~18~~, wherein the electrical contacts of the third plurality comprise conductive material-filled vias extending from the first side of the second portion to the second side of the second portion of the interposer substrate.

<sup>19</sup>  
20. (Previously Amended) The semiconductor die assembly of claim <sup>17</sup>18, further comprising discrete conductive elements disposed on and projecting transversely from accessible electrical contacts of the third plurality.

<sup>20</sup>  
21. (Previously Amended) The semiconductor die assembly of claim <sup>14</sup>18, further comprising discrete conductive elements disposed on and projecting transversely from accessible electrical contacts of the third plurality.

B' <sup>21</sup>  
22. (Previously Amended) The semiconductor die assembly of claim <sup>14</sup>18, wherein the third arrangement comprises a two-dimensional array.

<sup>22</sup>  
23. (Previously Amended) The semiconductor die assembly of claim <sup>14</sup>18, wherein the second portion of the interposer substrate comprises two adjacent second portions separated by a second spacer portion, one second portion is secured over the back side of one of the first and second semiconductor dice, the other adjacent second portion is secured over the back side of another of the first and second semiconductor dice, the first spacer portion extends over a side of the one of the first and second semiconductor dice and the second spacer portion extends over the side of the another of the first and second semiconductor dice.

<sup>23</sup>  
24. (Previously Amended) The semiconductor die assembly of claim <sup>22</sup>23, wherein the third plurality of electrical contacts is disposed on one of the two adjacent second portions.

<sup>24</sup>  
25. (Previously Amended) The semiconductor die assembly of claim <sup>23</sup>24, further including discrete conductive elements disposed on the electrical contacts of the third plurality and projecting transversely therefrom.

<sup>25</sup>  
26. (Previously Amended) The semiconductor die assembly of claim <sup>23</sup>24, further comprising a fourth plurality of electrical contacts disposed on another of the two adjacent second portions and in communication with electrical contacts of at least one of the first and second plurality through conductive traces.

<sup>26</sup>  
27. (Previously Amended) The semiconductor die assembly of claim <sup>25</sup>26, further including discrete conductive elements disposed on the electrical contacts of either the third plurality or the fourth plurality and projecting transversely therefrom.

<sup>27</sup>  
28. (Previously Amended) The semiconductor die assembly of claim <sup>26</sup>27, further including at least another semiconductor die disposed over the semiconductor die assembly and in electrical communication with the semiconductor die assembly through electrical contacts of either the third or fourth plurality having no discrete conductive elements disposed thereon.

<sup>28</sup>  
29. The semiconductor die assembly of claim <sup>27</sup>28, wherein the at least another semiconductor die includes discrete conductive elements projecting transversely therefrom, by which the electrical communication with the semiconductor die assembly is effected.

<sup>29</sup>  
30. The semiconductor die assembly of claim <sup>28</sup>29, wherein the at least another semiconductor die assembly comprises another multiple-die assembly.

<sup>30</sup>  
31. The semiconductor die assembly of claim <sup>14</sup>30, further including an underfill material respectively disposed between the active surfaces of the first semiconductor die and the second semiconductor die and the first and second sides of the first portion of the interposer substrate.

<sup>31</sup>  
~~32~~. (Previously Amended) The semiconductor die assembly of claim <sup>14</sup>~~15~~, further comprising an adhesive layer over the back side of the one of the first semiconductor die and the second semiconductor die having the second portion of the interposer substrate secured thereto.

<sup>32</sup>  
~~33~~. (Previously Amended) The semiconductor die assembly of claim <sup>14</sup>~~18~~, wherein the first and second portions of the interposer substrate are each of a length and width substantially corresponding to a length and width of at least one of the first semiconductor die and the second semiconductor die.

B'

~~34~~. (Twice Amended) A semiconductor die assembly comprising:  
a semiconductor die having an active surface, an opposing back side and a side extending transversely therebetween; and  
a flexible dielectric interposer substrate having first and second opposing sides and first and second adjacent portions separated by a spacer portion, the first portion disposed over the active surface of the semiconductor die and the second portion disposed over the back side thereof with the spacer portion over the side thereof, the interposer substrate further including conductive traces electrically connected to the semiconductor die and extending between the first portion and the second portion to an array of discrete conductive elements projecting transversely from the back side of the semiconductor die;  
wherein said flexible dielectric interposer further including a plurality of electrical contacts on the second side of the first portion in communication with the conductive traces.

<sup>33</sup>  
~~35~~. (Twice Amended) A semiconductor die assembly comprising:  
first and second semiconductor dice having mutually facing active surfaces;  
a flexible dielectric interposer substrate having first and second opposing sides and first and second adjacent portions separated by a spacer portion, the first portion being disposed between the first and second semiconductor dice and the second portion being secured

over a back side of one of the first and second semiconductor dice with the spacer portion over a side of the semiconductor die over which the second portion is secured, the interposer substrate further including conductive traces electrically connected to the first and second semiconductor dice and extending between the first portion and the second portion to an array of discrete conductive elements projecting from the back side of the one of the first and second semiconductor dice to which the second portion is secured.

*B'* <sup>34</sup>  
~~36~~. (Twice Amended) An interposer substrate for use with at least one semiconductor die having an active surface and a back side, the interposer substrate comprising:  
a flexible dielectric substrate having a first portion and an adjacent second portion separated by a spacer portion;  
a first plurality of electrical contacts on a first side of the first portion arranged to mate with bond pads of a first selected semiconductor die and connected to a second plurality of electrical contacts on a side of a second portion of the interposer substrate through conductive traces, the second plurality of electrical contacts being in a different arrangement than the first plurality of electrical contacts; and  
a third plurality of electrical contacts on a second side of the first portion, arranged to mate with bond pads of a second semiconductor die and electrically connected through conductive traces to electrical contacts of the second plurality.

<sup>35</sup>  
~~38~~. (Amended) The interposer substrate of claim <sup>34</sup>~~36~~, further comprising a fourth plurality of electrical contacts on another side of the second portion electrically connected to the electrical contacts of the first and third pluralities through conductive traces.

<sup>36</sup>  
~~39~~. The interposer substrate of claim <sup>35</sup>~~38~~, wherein the second and fourth pluralities of electrical contacts are connected.



<sup>37</sup>  
~~40.~~ (Previously Amended) The interposer substrate of claim <sup>36</sup>~~39~~, wherein the second and fourth pluralities of electrical contacts lie at opposing ends of conductive vias extending transversely through the second portion.

<sup>38</sup>  
~~41.~~ (Previously Amended) The interposer substrate of claim <sup>35</sup>~~38~~, wherein the second and fourth pluralities of electrical contacts comprise two-dimensional arrays.

<sup>39</sup>  
~~42.~~ The interposer substrate of claim <sup>38</sup>~~41~~ wherein the two-dimensional arrays comprise mirror images.

B' 50. (Amended) An electronic assembly, comprising:  
a semiconductor die assembly comprising:  
a first semiconductor die having an active surface, an opposing back side and a side extending transversely therebetween;  
a flexible dielectric interposer substrate having first and second opposing sides and first and second adjacent portions separated by a spacer portion, the first portion disposed over the active surface of the first semiconductor die and the second portion disposed over the back side thereof with the spacer portion over the side thereof, the interposer substrate further including conductive traces electrically connected to the first die and extending between the first portion and the second portion to an array of discrete conductive elements projecting transversely from the back side; and  
a higher level packaging structure connected to the semiconductor die assembly through the discrete conductive elements;  
wherein said flexible dielectric interposer further including a plurality of electrical contacts on the second side of the first portion in communication with the conductive traces .

51. The electronic assembly of claim 50, wherein the higher level packaging structure comprises a computer.

<sup>40</sup>  
~~52.~~ (Twice Amended) An electronic assembly, comprising:  
a semiconductor die assembly comprising:

first and second semiconductor dice having mutually facing active surfaces;

B' a flexible dielectric interposer substrate having first and second opposing sides and first and second adjacent portions separated by a spacer portion, the first portion being disposed between the first and second semiconductor dice and the second portion being secured over a back side of one of the first and second semiconductor dice with the spacer portion over a side of the semiconductor die over which the second portion is secured, the interposer substrate further including conductive traces electrically connected to the first and second semiconductor dice and extending between the first portion and the second portion to an array of discrete conductive elements projecting from the back side of the one of the first and second semiconductor dice to which the second portion is secured; and

a higher level packaging structure connected to the semiconductor die assembly through the discrete conductive elements.

<sup>41</sup>  
~~53.~~ The electronic assembly of claim <sup>40</sup>~~52~~, wherein the higher level packaging structure comprises a computer.